IC Phoenix
 
Home ›  HH4 > HAS-1204BM,Ultra High-Speed 12-Bit A/D Converter
HAS-1204BM Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
HAS-1204BM |HAS1204BMADN/a5avaiUltra High-Speed 12-Bit A/D Converter


HAS-1204BM ,Ultra High-Speed 12-Bit A/D ConverterGENERAL DESCRIPTION The HAS-IZM ND Converter is a complete 12-bit hybrid ND Convener in a singl ..
HAS-1409AKM ,14-bit, 125kHz analog-to-digital converterCHARACTERISTICS' lit- Himtonics2 dB - 100 . - 80 Ihtermodulation Products2 dB - 100 . - 90 Conve ..
HAS500-S , Current Transducers HAS 50 to 600-S
HAS50-S , Current Transducers HAS 50 to 600-S
HAT1016R-EL-E , Silicon P Channel Power MOSFET High Speed Power Switching
HAT1016R-EL-E , Silicon P Channel Power MOSFET High Speed Power Switching
HD6303YF , CMOS MPU
HD6303YF , CMOS MPU
HD6305X2F , CMOS MCU (Microcomputer Unit)
HD6340FP , PTM(Programmble Timer Module)
HD6340FP , PTM(Programmble Timer Module)
HD63484-8 , ADVANCED CRT CONTROLLER (ACRTC)


HAS-1204BM
Ultra High-Speed 12-Bit A/D Converter
Cys ANALOG
l DEVICES
FEATURES
12-Bit Resolution
500kHz Word Rates
Internal Track-and-Hold
Single 40-Pin DIP
APPLICATIONS
Medical Instrumentation
Radar Systems
Test Systems
Waveform Analysis
Fast Fourier Transforms
GENERAL DESCRIPTION
The HAS-1204 A/D Converter is a complete 12-bit hybrid A/D
converter in a single 40-pin metal DIP. In this context, "complete
means the unit includes a track-and-hold (T/H) amplifier, encoder,
and all the necessary timing circuits. It is a remarkable, self-con-
tained device ready to perform the conversion function without
the need for external circuits.
The maximum conversion time of the HAS-1204 is 2.0 micro-
seconds, including the acquisition time of the internal T/H. The
large-signal bandwidth of the T/H is 4MHz and the small-signal
GAIN ADJUST 37
5V RANGE
10V RANGE
ANALOG
GROUND
D AOUTPUT ,
swoun OFFSET L
DIGITAL
GROUND
TIMING
ENCODECOMMAND GENERATOR
Ultra High-Speed
12-Bit Ml Converter
bandwidth is 7MHz. This combination of characteristics assures
that the HAS-1204 will operate at word rates from dc through
500kHz, digitizing analog signals containing frequency compo-
nents to 250kHz with minimum attenuation or distortion.
Integrating the T/H, encoder, and timing circuits into a single
package allows optimum matching of T/H-encoder parameters
to obtain the best possible performance. It also lowers the overall
power dissipation to 2.2 watts, making the HAS-1204 an ideal
choice for designers who face space and/or power restrictions for
their designs.
HAS-1204
SUCCESSIVE-APPROXIMAYION
REGISYER
6711A READY
SERIAL our
BIT , (M53)
BIT tt
CONVERTER BIT 9
BIT to
BIT 12lLSBl
CLOCK OUT
HAS-1204 Block Diagram
Information furnished by Analog Devices is believed to be accurate
and reliable. However, no responsibility is assumed by Analog Devices
for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implic+
tion or otherwise under any patent or patent rights of Analog Devices.
P.O. Box 280;
Tel:617/329ai700
Telex: 924491
Norwood, Massachusetts 02062 U.S.A.
wa: 710/394-6577
Cables: ANALOG NORWOODMASS
SPEC I FICATIONS (typical @ +25Trdth nominal ptmersoppres unless chemise noted)
it HA 12MBM HA I M M
Model Uni ' s s. 2 s OUTLINE DIMENSIONS
RESOLUTION (FS = Full Scale) Bits (%FS) 12 (0.024) . . . . .
Dimensions shown m inches and (mm).
LSB WEIGHT
5V Input Rang: mV 1.22 * a 'ldW
10V Input Range mV 2.44 .
ACCURACY , L J
Linearity CP de %FS , IIZLSB 0.0125 . m l, ",1
Monotoniciry Guaranteed * Mm
Nonlinearity vs. Temperature ppmf'C 3 . I
Gain Error %FS (max) 0.1 (0.7) . ousu 1751 01001214
. T ' '" '
Gainvs.Temperature pprnr'C " . i''-h f-i,iiiiis'l'lrft2f'o''m1rarrh1'rr',
DYNAMICCHARACTERISTICS I
ln-BandHarmonics' T Cul,-)---.-::--:-:---.--.-.-.--------,
(dc to 60kHz) dB below FS " .
(60kHl to 120kHz) dB below FS 75 . g g
(120hHz lo 200kHz) dB below FS 70 . - 1
Conversion Rate kHz 500 . , ,
Cbrwersion Time M, max 2.0 . iii 'i
Aperture Uncertainty (litter) ps 60 . C .
Aperture Time (Delay) ns (min/max) l0(4118) . I. I I
sigtuitoNoiseRatio(SNR)2 dB 69 . To"T‘""'"""°"‘""°""‘°""""":v
Transient Response’ 11: 400 .
Overvottage Recovery' n, 900 a ' T. 'l,'.''' -.. 'l""--- , woo 111 mu 2 o cos ---l
In ut Bandwidth . us m an MA: -
gm" Signal, - HB' MHz 7 .
Urge Signal, - 3dB6 MHz 4 .
Two.Tone Linearity (ep Input Frequencies)' HAS-1204 PIN DESIGNATIONS
(37.SKHz; 52.5kHz) dB below FS 85 . (As viewed from bottom)
ANALOG INPUT
Voltage Ranges V, FS om - 5;0to - l0 .
t 5; t 2.5 PIN FUNCTION PIN FUNCTION
Overvoltage V, max 2 X FS . 40 ANALOG GROUND , ENCODE COMMAND
Impedance 2221121112 it7flfii'iiTYouNt,
XVRSEE; 3E3; 2’32 t. l) : 37 GAIN ADJUST a +5V
, Lt 36 - MN s - ttN
Offset' 35 #15V 6 DIGITALGROUND
initial-UW Input mV (max) 10 (60) g; Star“ GROUND l, I',' l (MSB)
vs. Temperature (UF’WW) rs ppm 15 : 32 FACTORY USE ONLY 9 an 3
PS. Temperature(Birmlar) FS ppmrC 50 31 FACTORY USEONLV 10 arm
ENCODECOMMAND INPUT" " -15V " W5
Logic Levels, TTLCtrmpatible V "0" = 0 to + 0.4 ' , 'll'ltt,1,tl'r's" ,',' "dl'
“l"= +2.4to +5 . 27 ANALOG GROUND " DIGITALGROUND
Impedance LS TTL Load: 2 . 26 ANALOG GROUND " BIT 7
. . 25 ANALOG GROUND 16 BIT 8
3173;: d Fall Times ns'mx 10 . " ANALOGGROUND " Brrs
' . " ANALOG GROUND " Brno
Min ns 90 . " CLOCK OUT " Brru
Max ns I60 . 21 SERIAL OUT 20 BIT " (L58)
Frequency kHz dc to 500 .
DIGITAL OUTPUT"'
Format Data Bits 12 Parallel;NR2 . NOTES
Data Ready l ; RZ ' 2
. . " " 'Specification same " HAS-IZMBM
Logic Levels, TTL-Cbmpatible V 0 = 0 ttt + 0.4 . 'ln-bmd harmonics expressed in terms of spurious in-band signals
"l" E + 2.4to + 5 . generated u SOOILHI encode rate ll unlox input frequencies
Drive TTL Loads I Standard . shown in ( ),
Coding 'RMS signal to run noise mm with 50k“: unlog mpul and encode rate of
Uni lar Mode Com lementa . SOOIdlz; input signal at - LNB.
po . p ry 'For full-salc sup input, 12-bit Iccuncy umincd in sprcified time.
Binary (CBN) 'Recovers (o specified performance in specified time after 2 X FS
Bipolar Mode Complementary . Input voltage.
Offset Binary 'With malog input 4thiB below FS.
(COB) 'With FS analog input, (urge-sigml bandwidth n2: within o.5dB,
dc to lMHz).
POWER REQUIREMENTS 2t.t mym fnqucncy lwlicd u I level 7dB below lull scale,
_ Externally Idiumbk to zero.
' :2: '33:], It f,',',",',,) 232:2; : "Transition from digital "0" lo digital "l" initiates encoding.
- , . "Use trailing edge of um Remy pulse lo strobe digital outputs Into
' w t 0.5V mA(max) 160(177) . external circuit: (See Figure 2).
Power Dissipation" W (max) 2.2 (2.85) . "Power diwwmn Ihown is II It!“ utput.
12 "T = Case xmpcnmre. _ V
TEMPERATURE RANGE "Maxaman )uncuon mnpenmrc - ISO’C, Openun; um: mime:
Openxing "C - 25 to + 85 - SS to + 100 500 cubic rm m minute (CFPM) moving m.
Storage DC - 65 to + 150 . Spectrtcauorts whim to change wilhoul notice,
THERMAL RESISTANCE' ,
Junction to Air, Oil
(Free Air) W 25 .
Junction toCase, Bic "C/W l6 .
THEORY OF OPERATION/TIMING
Refer to the block diagram of the HAS-1204.
Analog input signals to be digitized are applied to either Pin 38
(5V RANGE) or Pin 39 (10V RANGE), depending upon their
amplitude. These signals are inputs to the internal track-and-hold
(T/H) which is normally operating in the "track" mode as a
buffer amplifier, following all changes in analog as they occur.
An external strap, shown between Pin 28 and Pin 29, is used if
operating the converter in the bipolar mode; it is important to
keep this strap as short as possible. For unipolar operation,
connect Pin 29 to ground.
The user determines the point at which the digitizing process is
to be initiated by controlling the application of the TTL-compatible
Encode Command pulse. Its positive-going leading edge switches
the T/H to the "hold" mode of operation, "freezing" the analog
input signal and beginning the digitizing process. As shown in
the block diagram, the Encode Command applied to Pin 1 generates
the required timing signals within the HAS-1204 AID, making
it unnecessary to add external circuits.
The held value of analog input is part of the input to a high-speed
comparator within the converter. The other input is the analog
output of the internal high-speed, high-accuracy D/A converter.
The resulting output of the comparator is applied to the successive
approximation register (SAR), also controlled by timing signals
initiated by the encode command.
Digital outputs are available in both serial and parallel formats,
as shown in Figure l, HAS-1204 Timing.
Times shown in the timing diagram are typical times, unless
noted otherwise. In the illustration, the Track/Hold signal is
internal, not available to the user; it is included to help understand
the operation of the converter.
Timing intervals are measured from the leading edge of the
Encode Command supplied by the user; this makes it easier to
establish appropriate system timing.
Note the trailing edge of each clock pulse occurs after its corres-
ponding serial output information has changed. If the serial
output of the HAS-1204 converter is the desired signal, the
trailing edges of clock pulses should be used as the stobes.
To assure the serial output data are fully established, the user is
urged to incorporate a delay of approximately 30 nanoseconds
between the trailing clock edge and the latch. This compensates
for latch setup time, and slight variations in timing between the
clock pulses and their associated data.
The portion of Figure l pertaining to Data Ready timing shows
it returns to the digital "o'' state 10 nanoseconds before the
track-and-hold switches from "hold" to "track". The trailing
edge of clock pulse #12 and the "track" transition are time-coinci-
dent, so this change in Data Ready occurs 10 nanoseconds before
the trailing edge of the last clock pulse; and at the same time as
the Bit 12 data change.
Time coincidence between the change of the Data Ready pulse
and the arrival of Bit 12 (LSB) data might seem to preclude
using the Data Ready pulse as a strobe. Despite that initial
impression, the trailing (falling) edge of the Data Ready is rec-
ommended for strobing the parallel outputs into external circuits.
This can be accomplished by using an inverter with a time delay
(ID) of the appropriate amount for the latch which is being
used, as illustrated in Figure 2.
The timing relationships discussed above are generated internally
because the clock pulses' rising edges control the switching. The
30-nanosecond width of each clock signal helps assure that its
serial output data are firmly established by the time the clock's
trailing edge arrives.
2.0.15 l
ENCODE MIN=50ns_
COMMAND
- MAX=160ns - - -
t.55ps .-
- Hens
TRACK/HOLD - - -
(INTERNAL!
SET-UP
PULSE 3°"="'l
CLOCK Fl Fl Fl F
W----------]
DATA - - -
Fl)i'i-lli--l 80ns -
-l U-am,
SERIAL
OUTPUT 1 2 10 ll
*TIME =450ns‘j_
Figure 1. HAS-1204 Timing
DELAYitol--t5rts + LATCH SETUP TIME
DATA READY
HAS~1204 LATCH
Figure 2. Output Strobe
APPLICATIONS INFORMATION
Figures 3 and 4 provide needed details on the adjustment of
controls for setting the amount of offset and gain.
As noted in both illustrations, the OFFSET control must be set
first for proper performance of the converter. Since the HAS-1204
is capable of operating in either a unipolar or bipolar mode,
OFFSET ADJUST and GAIN ADJUST include information
for both.
1011 ttth
20k Ce", 20k .®
- 15V Ce" -t5V F,
A ADJUST orrsn CONTROL BEFORE GAIN
CONTROL
B FOR UNIPOLAR OPgFlATION CONNECT
PIN " TO GROUN
C, FOR BIPOLAR OPERATION, CONNECT PINS "
AND 29 WITH SHORT JUMPER
1OVRANGE EVRANGE
-1 2mV - D.SmV
UNIPOLAR
APPLY - r'2LSBT0INPUT
(111 PIN 39) lo PIN 38l
ADJUST FOR BIT " "DITHER'" IN DIGIYAL OUTPUT WORD: 000 000 000 00X
BIPOLAR tov RANGE SV RANGE
APPLY "N-GE - 1121.511 TO INPUT ' ussav o 2A994V
2 (1., pm 39) b" PIN 38)
ADJUST FOR BIT I2 ”DITHER' INDIGIYAL OUTPUTWORD‘ 000 000 000 00X
Figure 3. OffsetAd/ust
ttN RANGE w RANGE
Pli,'l
ADJUST OFFSET CONTROL BEFORE GAIN
CONT RO L
B F0RUNiP0LAR0PERATl0N.CONNECT
PIN ZSTOGROUND
C FOR BIPOLAR OPERATION, CONNECT PINS 28
AND 29 WITH suoRnuMPm
unwoun 10V RANGE 5v RANGE
APPLY o 1 1 21.59 romrur - 9 991m - a. 99an
1.. 91111391 1.. P1113211
ADJUST FOR 311 t2" onusn- tN DIGITAL OUTPUT wono , , t ttt , 1 t 11x
a_woua TOV RANGE sv RANGE
tun'cv--'t-'-s-Et +1 12LSB TOtNPUT -1P999:1v -21932v
1n N39) 1 " FIN Mt)
ADJUST ton 91112 DTTHER" IN oxemmuwur wono- ttt 111 111 11x
Figure 4. Gain Adust
However, careful adjustment of available controls is not the only
way to help assure optimum performance. Like all high-speed,
high-resolution components, the HAS-1204 is also sensitive to
layout constraints. The use of a large, low-impedance ground
plane is imperative.
In addition, bypass capacitors on the power supply leads are
recommended. For most applications, electrolytic capacitors of
[0-22 microfarads in parallel with ceramic capacitors of 0.01p.F
to 0.11117 will enhance the converter':; effectiveness. These should
be connected as closely as possible to the power supply pins
entering the hybrid.
To prevent cross-coupling of analog and digital signals which
may "mask" lower-order bits, analog and digital signal paths
should be physically separated as much as possible. The user is
urged to pay careful attention to both electrical and mechanical
design to obtain best results.
ORDERING INFORMATION
Two versions of HAS-1204 AID Converters are available as
standard products; both are housed in 40-pin hermetically-sealed
metal packages. With the exception of operating temperatures,
the specifications are the same for both units. For a temperature
range of -25''C to +85°C, specify the model HAS-1204BM; for
a range of - 55''C to + 100°C, order model number HAS-1204SM.
Units screened to military requirements are also available; contact
the factory for details.
C9268— 5-11/85
PRINTED IN USA.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED