FS6128-04 ,PLL Clock Generator IC with VXCOMaximum Ratings Parameter Symbol Min. Max. Units Supply voltage (V = ground) V V – 0.5 7 V ss DD SS ..
FS6128-07 ,PLL Clock Generator IC with VCXOMaximum Ratings may cause permanent damage to the device. These conditions represent a stress ratin ..
FS6128-07-XTD , PLL Clock Generator IC with VXCO
FS6128-07-XTP , PLL Clock Generator IC with VXCO
FS6131-01 , Programmable Line Lock Clock Generator IC
FS6209-01 , DUAL PLL VCXO CLOCK GENERATOR IC
GAL22V10B-15LJI , High Performance E2CMOS PLD Generic Array Logic
GAL22V10B-15QJ , High Performance E2CMOS PLD Generic Array Logic
GAL22V10B-20LJI , High Performance E2CMOS PLD Generic Array Logic
GAL22V10B-25LPI , High Performance E2CMOS PLD Generic Array Logic
GAL22V10B-25QJ , High Performance E2CMOS PLD Generic Array Logic
GAL22V10B-25QP , High Performance E2CMOS PLD Generic Array Logic
FS6128-04
PLL Clock Generator IC with VXCO
FS6128-04
PLL Clock Generator IC with VXCO
1.0 Key Features Phase-locked loop (PLL) device synthesizes output clock frequency from crystal oscillator or external reference clock • On-chip tunable voltage-controlled crystal oscillator (VCXO) allows precise system frequency tuning • Typically used for generation of MPEG-2 decoder clock • 3.3V supply voltage • Very low phase noise PLL • Use with “pullable” 14pF crystals – no external padding capacitors required • Small circuit board footprint (8-pin 0.150” SOIC) • Custom frequency selections available - contact your local ON Semiconductor sales representative for more information
2.0 Description The FS6128 is a monolithic CMOS clock generator IC designed to minimize cost and component count in digital
video/audio systems. At the core of the FS6128 is circuitry that implements a voltage-controlled crystal oscillator (VCXO) when an external resonator
(nominally 13.5MHz) is attached. The VCXO allows device frequencies to be precisely adjusted for use in systems that have frequency matching requirements, such as digital satellite receivers.
A high-resolution phase-locked loop generates an output clock (CLK) through a post-divider. The CLK frequency is ratiometrically derived from the VCXO frequency. The locking of the CLK frequency to other system reference frequencies can eliminate unpredictable artifacts in video systems and reduce electromagnetic interference (EMI) due to frequency harmonic stacking.
