DS90LV049TMTX/NOPB ,3V LVDS Dual Line Driver with Dual Line Receiver 16-TSSOP -40 to 85FEATURES DESCRIPTIONThe DS90LV049 is a dual CMOS flow-through2• Up to 400 Mbps Switching Ratesdiffe ..
DS90LV110ATMT ,1 to 10 LVDS Data/Clock Distributor with FailsafeBlock Diagram2009820120098205Order Number DS90LV110ATMTSee NS Package Number MTC28 2004 National Se ..
DS90LV110ATMTX ,1 to 10 LVDS Data/Clock Distributor with FailsafeElectrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..
DS90LV110TMTC ,1 to 10 LVDS Data/Clock DistributorFeaturesn Low jitter 800 Mbps fully differential data pathDS90LV110 isa1to10 data/clock distributor ..
DS90LV804TSQ ,4-Channel 800 Mbps LVDS Buffer/Repeater 32-WQFN -40 to 85features both an internal input and output (source)23• 800 Mbps Data Rate per Channeltermination to ..
DS90LV804TSQ ,4-Channel 800 Mbps LVDS Buffer/Repeater 32-WQFN -40 to 85Maximum RatingsSupply Voltage (V )−0.3V to +4.0VDDCMOS Input Voltage (EN)−0.3V to (V +0.3V)DD(2)LVD ..
DS90LV049TMTX/NOPB
3V LVDS Dual Line Driver with Dual Line Receiver 16-TSSOP -40 to 85
GND
VDD
RIN1-
RIN1+
RIN2+
RIN2-
DOUT2-
DOUT2+
DOUT1+
DOUT1-
ROUT1
ROUT2
DIN2
DIN1
DS90LV049
www.ti.com SNLS159D –NOVEMBER 2002–REVISED APRIL 2013
DS90LV049 3V LVDS Dual Line Driver with Dual Line Receiver
Checkfor Samples: DS90LV049
1FEATURES DESCRIPTIONThe DS90LV049 isa dual CMOS flow-through
Upto 400 Mbps Switching Rates differential line driver-receiver pair designed for
• Flow-Through Pinout Simplifies PCB Layout applications requiring ultra low power dissipation,
50ps Typical Driver Channel-to-Channel Skew exceptional noise immunity, and high data
throughput. The deviceis designedto support data
• 50ps Typical Receiver Channel-to-Channel ratesin excessof 400 Mbps utilizing Low Voltage
Skew Differential Signaling (LVDS) technology.
• 3.3V Single Power Supply DesignThe DS90LV049 drivers accept LVTTL/LVCMOS
• TRI-STATE Output Control signals and translate themto LVDS signals. On the
• Internal Fail-Safe Biasingof Receiver Inputs other hand, the receivers accept LVDS signals and
Low Power Dissipation (70 mWat 3.3V Static) translate themto3V CMOS signals. The LVDS input
buffers have internal failsafe biasing that places the
• High Impedance on LVDS Outputs on Power outputstoa knownH (high) state for floating receiver
Down inputs.In addition, the DS90LV049 supportsa TRI-
• Conformsto TIA/EIA-644-A LVDS Standard STATE function fora low idle power state when the
Industrial Operating Temperature Range deviceis notin use.
(−40°Cto +85°C) The EN and EN inputs are ANDed together and
Availablein Low Profile 16 Pin TSSOP control the TRI-STATE outputs. The enables are
Package commontoall four gates.
Connection Diagram
Dual-In-Line Number DS90LV049TMT DS90LV049TMTX (Tape and Reel)
PW0016A Package
