DS90C241IVSX/NOPB ,5-35MHz DC- Balanced 24-Bit FPD-Link II Serializer 48-TQFP -40 to 105Features 2 Applications1• 5-MHz to 35-MHz Clock Embedded and DC- • Automotive Central Information D ..
DS90C241QVSX , 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C2501SLB ,+2.5V 162 MHz Dual DVO Port LDI Transmitter with built-in scalerFeaturesn Complies with Open LDI and GMCH DVO specificationThe DS90C2501 is a highly integrated sca ..
DS90C3201VS ,3.3V 8 MHz to 135 MHz Dual FPD-Link TransmitterFunctional Descriptionmode,bothDOX[A-E]andDOY[A-E]LVDSportsforoddandThe DS90C3201 and DS90C3202 are ..
DS90C363AMTD ,+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) LinkFeaturesn 20 to 65 MHz shift clock supportThe DS90C363A/DS90CF363A transmitter converts 21 bitsofCM ..
DS90C363AMTDX ,+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) LinkElectrical CharacteristicsOver recommended operating supply and temperature ranges unless otherwise ..
DS90C241IVS/NOPB-DS90C241IVSX/NOPB
5-35MHz DC- Balanced 24-Bit FPD-Link II Serializer
DEN
VODSEL
DIN
REN
PLL
Timing
DOUT-
100RIN-
DOUT+ RIN+ Timing
and
Control
ROUT
LOCKClock
utput Latch
ria
l to Pa
lle
Ba
lan
eco
put L
atch
llel to Se
ria
Ba
lance
En
PRE
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
DS90C124, DS90C241SNLS209M –NOVEMBER 2005–REVISED JANUARY 2017
DS90C241 and DS90C124 5-MHzto 35-MHz DC-Balanced 24-Bit
FPD-LinkII Serializer and Deserializer Features 5-MHzto 35-MHz Clock Embedded and DC-
Balancing 24:1 and 1:24 Data Transmissions User Defined Pre-Emphasis Driving Ability
Through External Resistoron LVDS Outputs and
Capableto Drive Upto 10-Meter Shielded
Twisted-Pair Cable User-Selectable Clock Edge for Parallel Dataon
Both Transmitter and Receiver Internal DC Balancing
(Supports AC-Coupling
Coding Required) Individual Power-Down
Transmitter and Receiver Embedded Clock CDR Data Recovery) Receiver and Noof Reference
Clock Required All Codes RDL (Randomto Support
Live-Pluggable Applications LOCK Output Flagto Integrityat
Receiver Side Balanced TSETUP and RCLK and
RDATAon Receiver PTO (Progressive Turnon) Outputs
Reduce EMI and Minimize All LVCMOS Inputs Have
Internal Pulldown On-Chip Filters for PLLson Transmitter and
Receiver Temperature Range: –40°Cto 105°C Greater Than 8-kV HBM ESD Tolerant Meets AEC-Q100 Compliance Power Supply Range: 3.3V± 10%
Applications Automotive Central Information Displays Automotive Instrument Cluster Displays Automotive Heads-Up Displays Remote Camera-Based Driver Assistance
Systems
DescriptionThe DS90C241 and DS90C124 chipset translatesa
Device Information(1) Forall available packages, see the orderable addendumat
the endofthe data sheet.
Block Diagram
