DS1021-25 ,Programmable 8-Bit Silicon Delay LineFEATURES PIN ASSIGNMENT All-silicon time delayIN 1 16 Models with 0.25 ns and 0.5 ns steps VCCE 2 ..
DS1021-50 ,Programmable 8-Bit Silicon Delay Lineapplications requiring frequentCCtiming adjustment, DIP switches should be used. The enable pin (E) ..
DS1021-50 ,Programmable 8-Bit Silicon Delay LineDS1021Programmable 8-BitSilicon Delay Linewww.dalsemi.com
DS1023 ,8-Bit Programmable Timing Elementapplications:The internal delay line architecture has been revised to allow clock signals to be del ..
DS1023-200 ,8 bit Programmable Timing Elementapplications:The internal delay line architecture has been revised to allow clock signals to be del ..
DS1023-200+ ,8 bit Programmable Timing Elementapplications requiringCCfrequent timing adjustment, DIP switches may be used. The latch enable pin ..
DT28F016SV-080 , 16-MBIT (1 MBIT x 16, 2 MBIT x 8) FlashFile MEMORY
DT28F160 S570 , 5 VOLT FlashFile™ MEMORY
DT28F160S3-100 , WORD-WIDE FlashFile MEMORY FAMILY
DT28F160S570 , 5 VOLT FlashFile™ MEMORY
DT28F160S570 , 5 VOLT FlashFile™ MEMORY
DT28F160S5-70 , 5 VOLT FlashFile™ MEMORY
DS1020-25-DS1021-25-DS1021-50
Programmable 8-Bit Silicon Delay Line
FEATURESAll-silicon time delayModels with 0.25 ns and 0.5 ns stepsProgrammable using 3-wire serial port or 8-bit parallel portLeading and trailing edge accuracyEconomicalAuto-insertable, low profile, 16-pin SOIC
packageLow-power CMOSTTL/CMOS-compatibleVapor phase, IR and wave solderable
PIN ASSIGNMENT
PIN DESCRIPTION- Delay Input
P0-P7- Parallel Program Pins
GND- Ground
OUT- Delay OutputVCC- +5 Volts- Mode Select
E- Enable- Serial Port Clock- Serial Data OutputD- Serial Data Input
DESCRIPTIONThe DS1021 Programmable 8-Bit Silicon Delay Line consists of an 8-bit, user-programmable CMOS
silicon integrated circuit. Delay values, programmed using either the 3-wire serial port or the 8-bit
parallel port, can be varied over 256 equal steps. The faster model (-25) offers a maximum delay of 73.75
ns with an incremental delay of 0.25 ns, while the slower model (-50) has a maximum delay of 137.5 nswith an incremental delay of 0.5 ns. Both models have an inherent (step zero) delay of 10 ns. After the
user-determined delay, the input logic state is reproduced at the output without inversion. The DS1021 is
TTL- and CMOS-compatible, capable of driving 10 74LS-type loads, and features both rising and falling
edge accuracy.
The all-CMOS DS1021 integrated circuit has been designed as a reliable, economic alternative to hybrid
programmable delay lines. It is offered in a space-saving surface mount 16-pin SOIC.
DS1021
Programmable 8-Bit
Silicon Delay LineDS1021S 16-Pin SOIC (300-mil)
See Mech. Drawings Section
Q/PO
GND
VCC
DS1021
PARALLEL MODE (S = 1)In the PARALLEL programming mode, the output of the DS1021 will reproduce the logic state of the
input after a delay determined by the state of the 8 program input pins P0 - P7. The parallel inputs can be
programmed using DC levels or computer-generated data. For infrequent modification of the delay value,
jumpers may be used to connect the input pins to VCC and ground. For applications requiring frequent
timing adjustment, DIP switches should be used. The enable pin (E) must be at a logic 1 in hardwiredimplementations.
Maximum flexibility is obtained when the 8 parallel programming bits are set using computer-generated
data. When the data setup (tDSE) and data hold (tDHE) requirements are observed, the enable pin can be
used to latch data supplied on an 8-bit bus. Enable must be held at a logic 1 if it is not used to latch thedata. After each change in delay value, a settling time (tEDV or tPDV) is required before input logic levels
are accurately delayed.
Since the DS1021 is a CMOS design, unused input pins (D and C) must be connected to well-defined
logic levels; they must not be allowed to float.
SERIAL MODE (S = 0)In the SERIAL programming mode, the output of the DS1021 will reproduce the logic state of the input
after a delay time determined by an 8-bit value clocked into serial port D. While observing data setup
(tDSC) and data hold (tDHC) requirements, timing data is loaded in MSB-to-LSB order by the rising edge of
the serial clock (C). The enable pin (E) must be at a logic 1 to load or read the internal 8-bit input register,during which time the delay is determined by the last value activated. Data transfer ends and the new
delay value is activated when enable (E) returns to a logic 0. After each change, a settling time (tEDV) is
required before the delay is accurate.
As timing values are shifted into the serial data input (D), the previous contents of the 8-bit input registerare shifted out of the serial output pin (Q) in MSB-to-LSB order. By connecting the serial output of one
DS1021 to the serial input of a second DS1021, multiple devices can be daisy-chained (cascaded) for
programming purposes (Figure 3). The total number of serial bits must be eight times the number of units
daisy-chained and each group of 8 bits must be sent in MSB-to-LSB order.
Applications can read the setting of the DS1021 delay line by connecting the serial output pin (Q) to the
serial input (D) through a resistor with a value of 1K to 10K ohms (Figure 2). Since the read process is
destructive, the resistor restores the value read and provides isolation when writing to the device. The
resistor must connect the serial output (Q) of the last device to the serial input (D) of the first device of a
daisy-chain (Figure 3). For serial readout with automatic restoration through a resistor, the device used towrite serial data must go to a high impedance state.
To initiate a serial read, enable (E) is taken to a logic 1 while serial clock (C) is at a logic 0. After a
waiting time (tEQV), bit 7 (MSB) appears on the serial output (Q). On the first rising (0 → 1) transition of
the serial clock (C), bit 7 (MSB) is rewritten and bit 6 appears on the output after a time tCQV. To restorethe input register to its original state, this clocking process must be repeated eight times. In the case of a
daisy-chain, the process must be repeated eight times per package. If the value read is restored before
enable (E) is returned to logic 0, no settling time (tEDV) is required and the programmed delay remains
unchanged.
DS1021
FUNCTION BLOCK DIAGRAM Figure 1
SERIAL READOUT Figure 2
DS1021
CASCADING MULTIPLE DEVICES (DAISY CHAIN) Figure 3
PART NUMBER TABLE Table 1
DELAY VS. PROGRAMMED VALUE Table 2All delays in nanoseconds, referenced to input pin.
DS1021
DALLAS SEMICONDUCTOR TEST CIRCUIT Figure 4
TEST SETUP DESCRIPTIONFigure 4 illustrates the hardware configuration used for measuring the timing parameters of the DS1021.
The input waveform is produced by a precision pulse generator under software control. Time delays are
measured by a time interval counter (20 ps resolution) connected to the output. The DS1021 serial and
parallel ports are controlled by interfaces to a central computer. All measurements are fully automated
with each instrument controlled by the computer over an IEEE 488 bus.
TEST CONDITIONSINPUT:
Ambient Temperature:25°C ± 3°C
Supply Voltage (VCC):5.0V ± 0.1V
Input Pulse:High = 3.0V ± 0.1VLow = 0.0V ± 0.1V
Source Impedance:50 ohms max.
Rise and Fall Time:3.0 ns max.
(measured between 0.6V and 2.4V)
Pulse Width:500 ns (DS1021–25)2 µs (DS1021–50)
Period:1 µs (DS1021–25)
4 µs (DS1021–50)
NOTE: Above conditions are for test only and do not restrict the operation of the device under other datasheet conditions.
OUTPUT:
Output is loaded with a 74F04. Delay is measured between the 1.5V level of the rising edge of the input
signal and the 1.5V level of the corresponding edge of the output.
DS1021
ABSOLUTE MAXIMUM RATINGS*Voltage on Any Pin Relative to Ground-1.0V to +7.0V
Operating Temperature0°C to 70°C
Storage Temperature-55°C to +125°C
Soldering Temperature260°C for 10 secondsShort Circuit Output Current50 mA for 1 second
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolutemaximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS(0°C to 70°C; VCC = 5.0V ± 5%)
AC ELECTRICAL CHARACTERISTICS(0°C to 70°C; VCC = 5V ± 5%)
