IC Phoenix
 
Home ›  DD15 > DM74ALS580AN-DM74ALS580AWM,Octal D-Type Transparent Latch with 3-STATE Outputs
DM74ALS580AN-DM74ALS580AWM Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
DM74ALS580ANFAIRN/a70avaiOctal D-Type Transparent Latch with 3-STATE Outputs
DM74ALS580AWMFAIRCHILDN/a5avaiOctal D-Type Transparent Latch with 3-STATE Outputs


DM74ALS580AN ,Octal D-Type Transparent Latch with 3-STATE OutputsDM74ALS580A Octal D-Type Transparent Latch with 3-STATE OutputsApril 1984Revised February 2000DM74A ..
DM74ALS580AWM ,Octal D-Type Transparent Latch with 3-STATE OutputsFeaturesThese 8-bit registers feature totem-pole 3-STATE outputs ■ Switching specifications at 50 p ..
DM74ALS640AN ,Inverting Octal Bus TransceiverFeaturesThis inverting octal bus transceiver is designed for asyn- ■ Advanced Oxide-isolated Ion-im ..
DM74ALS640AWM ,Inverting Octal Bus TransceiverFeaturesThis inverting octal bus transceiver is designed for asyn- ■ Advanced Oxide-isolated Ion-im ..
DM74ALS640AWM ,Inverting Octal Bus TransceiverDM74ALS640A Inverting Octal Bus TransceiverAugust 1985Revised February 2000DM74ALS640AInverting Oct ..
DM74ALS640AWMX ,Inverting Octal Bus TransceiverDM74ALS640A Inverting Octal Bus TransceiverAugust 1985Revised February 2000DM74ALS640AInverting Oct ..
DS1856E-030+ ,Dual, Temperature-Controlled Resistors with Internally Calibrated Monitors and Password Protectionfeatures password protection equivalent to the DS1852,Open-Drain Outputsfurther enhancing compatibi ..
DS1856E-050 ,Dual, Temperature-Controlled Resistors with Internally Calibrated Monitors and Password ProtectionApplicationsOptical TransceiversOrdering InformationOptical TranspondersRES0/RES1Instrumentation an ..
DS1856E-050+ ,Dual, Temperature-Controlled Resistors with Internally Calibrated Monitors and Password ProtectionEVALUATION KIT AVAILABLE DS1856Dual, Temperature-Controlled Resistors with Inter-nally Calibrated ..
DS1856E-050+T&R ,Dual, Temperature-Controlled Resistors with Internally Calibrated Monitors and Password ProtectionFeatures♦ SFF-8472 CompatibleThe DS1856 dual, temperature-controlled, nonvolatile♦ Five Monitored C ..
DS1857B-050 ,3.3 V or 5 V, dual temperature-controlled resistor with external temperature input and monitorApplications♦ SFF-8472 CompatibleOptical TransceiversOptical TranspondersOrdering InformationInstru ..
DS1857B-050+ ,Dual Temperature-Controlled Resistors with External Temperature Input and MonitorsFeaturesThe DS1857 dual temperature-controlled nonvolatile ♦ Four Total Monitored Channels (Tempera ..


DM74ALS580AN-DM74ALS580AWM
Octal D-Type Transparent Latch with 3-STATE Outputs
DM74ALS580A Octal D-Type Transparent Latch with 3-STATE Outputs April 1984 Revised February 2000 DM74ALS580A Octal D-Type Transparent Latch with 3-STATE Outputs General Description Features These 8-bit registers feature totem-pole 3-STATE outputs � Switching specifications at 50 pF designed specifically for driving highly-capacitive or rela- � Switching specifications guaranteed over full tempera- tively low-impedance loads. The high-impedance state and ture and V range CC increased high-logic-level drive provide these registers with � Advanced oxide-isolated, ion-implanted Schottky TTL the capability of being connected directly to and driving the process bus lines in a bus-organized system without need for inter- � 3-STATE buffer-type outputs drive bus lines directly face or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight inverting latches of the DM74ALS580A are trans- parent D-type latches. While the enable (G) is HIGH the Q outputs will follow the complement of the data (D) inputs. When the enable is taken LOW the output will be latched at the complement of the level of the data that was set up. A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-imped- ance state the outputs neither load nor drive the bus lines significantly. The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF. Ordering Code: Order Number Package Number Package Description DM74ALS580AWM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide DM74ALS580AN N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devises also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram © 2000 DS006229
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED