IC Phoenix
 
Home ›  D > D5 > 11pcs of DAC8718SRGZT,mfg:TI,Octal, Low power, 16-bit, +/-16.5V Output Serial Input Digital-to-Analog Converter 48-VQFN -40 to 105
DAC8718SRGZT from IC-PHOENIX Fast Delivery,Good Price
Part Number:
If you need more quantity or better price,Welcom Any inquiry.
We available via phone +865332796365 Email
DAC8718SRGZT from TI, Texas Instruments 11pcs , QFN48,Octal, Low power, 16-bit, +/-16.5V Output Serial Input Digital-to-Analog Converter 48-VQFN -40 to 105
Partno Mfg Dc Qty Available
DAC8718SRGZT TI N/a 11
ELECTRICAL CHARACTERISTICS: Dual-SupplyAll specifications at T = T to T , AV = +16.5V, AV = –16.5V, IOV = DV = +5V, REF-A and REF-B = +5V,A MIN MAX DD SS DD DD(1)gain = 6, AGND-x = DGND = 0V, data format = straight binary, and Offset DAC A and Offset DAC B are at default values ,unless otherwise noted.DAC8718PARAMETER CONDITIONS MIN TYP MAX UNIT(2)STATIC PERFORMANCEResolution 16 BitsLinearity error Measured by line passing through codes 0000h and FFFFh ±4 LSBDifferential linearity error Measured by line passing through codes 0000h and FFFFh ±1 LSBT = +25°C, before user calibration, gain = 6, code = 8000h ±10 LSBABipolar zero error T = +25°C, before user calibration, gain = 4, code = 8000h ±15 LSBAT = +25°C, after user calib., gain = 4 or 6, code = 8000h ±1 LSBABipolar zero error TC Gain = 4 or 6, code = 8000h ±0.5 ±2 ppm FSR/°CT = +25°C, gain = 6, code = 0000h ±10 LSBAZero-code errorT = +25°C, gain = 4, code = 0000h ±15 LSBAZero-code error TC Gain = 4 or 6, code = 0000h ±0.5 ±3 ppm FSR/°CT = +25°C, gain = 6 ±10 LSBAGain errorT = +25°C, gain = 4 ±15 LSBAGain error TC Gain = 4 or 6 ±1 ±3 ppm FSR/°CT = +25°C, before user calibration, gain = 6, code = FFFFh ±10 LSBAFull-scale error T = +25°C, before user calibration, gain = 4, code = FFFFh ±15 LSBAT = +25°C, after user calib., gain = 4 or 6, code = FFFFh ±1 LSBAFull-scale error TC Gain = 4 or 6, code = FFFFh ±0.5 ±3 ppm FSR/°CMeasured channel at code = 8000h, full-scale change on any(3)DC crosstalk 0.2 LSBother channel(1) Offset DAC A and Offset DAC B are trimmed in manufacturing to minimize the error for symmetrical output. The default value may varyno more than ±10 LSB from the nominal number listed in Table 7. The Offset DAC pins are not intended to drive an external load, andmust not be connected during dual-supply operation.(2) Gain = 4 and TC specified by design and characterization.(3) The DAC outputs are buffered by op amps that share common AV and AV power supplies. DC crosstalk indicates how much dcDD SSchange in one or more channel outputs may occur when the dc load current changes in one channel (because of an update). Withhigh-impedance loads, the effect is virtually immeasurable. Multiple AV and AV terminals are provided to minimize dc crosstalk.DD SSCopyright 2009, Texas Instruments Incorporated Submit Documentation Feedback 3Product Folder Link(s): DAC8718DAC8718SBAS467A –MAY 2009–REVISED DECEMBER 2009

ic,good price


TEL:86-533-2796365      FAX:86-533-2716790
   

©2018 IC PHOENIX CO.,LIMITED