74VHC574 ,Octal D-Type Flip-Flop with TRI-STATE(RM) OutputsAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74VHC574M ,OCTAL D-TYPE FLIP FLOP WITH 3-STATE OUTPUT NON INVERTING74VHC574OCTAL D-TYPE FLIP FLOPWITH 3 STATE OUTPUTS NON INVERTING■ HIGH SPEED: ■ f = 180 MHz (TYP. ..
74VHC574MTC ,Octal D-Type Flip-Flop with 3-STATE OutputsFunctional Description Truth TableThe VHC574 consists of eight edge-triggered flip-flops withInputs ..
74VHC574MTC ,Octal D-Type Flip-Flop with 3-STATE OutputsFunctional Description Truth TableThe VHC574 consists of eight edge-triggered flip-flops withInputs ..
74VHC574MTC ,Octal D-Type Flip-Flop with 3-STATE Outputs74VHC574 Octal D-Type Flip-Flop with 3-STATE OutputsMarch 1993Revised April 199974VHC574Octal D-Typ ..
74VHC574MTCX ,Octal D-Type Flip-Flop with 3-STATE OutputsGeneral Descriptionand input voltages.The VHC574 is an advanced high speed CMOS octal flip-flop wit ..
74VHC574
Octal D-Type Flip-Flop with TRI-STATE(RM) Outputs
1/14November 2004 HIGH SPEED: f MAX = 180 MHz (TYP.) at VCC = 5V LOW POWER DISSIPATION:
ICC = 4 μA (MAX.) at TA=25°C HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 5.5V PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 574 IMPROVED LATCH-UP IMMUNITY LOW NOISE: V OLP = 0.9V (MAX.)
DESCRIPTIONThe 74VHC574 is an advanced high-speed
CMOS OCTAL D-TYPE FLIP FLOP with 3 STATE
OUTPUTS NON INVERTING fabricated with
sub-micron silicon gate and double-layer metal
wiring C2 MOS technology.
These 8 bit D-Type flip-flop is controlled by a clock
input (CK) and an output enable input (OE).
On the positive transition of the clock, the Q
outputs will be set to the logic states that were
setup at the D inputs.
While the (OE) input is low, the 8 outputs will be in
a normal logic state (high or low logic level) and
while high level the outputs will be in a high
impedance state.
The Output control does not affect the internal
operation of flip flop; that is, the old data can be
retained or the new data can be entered even
while the outputs are off.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74VHC574OCTAL D-TYPE FLIP FLOP
WITH 3 STATE OUTPUTS NON INVERTING
Figure 1: Pin Connection And IEC Logic Symbols
Table 1: Order Codes Rev. 4
74VHC5742/14
Figure 2: Input Equivalent Circuit Table 2: Pin Description
Table 3: Truth Table X : Don’t Care
Z : High Impedance
Figure 3: Logic Diagram This logic diagram has not be used to estimate propagation delays
74VHC5743/14
Table 4: Absolute Maximum Ratings Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
Table 5: Recommended Operating Conditions 1) VIN from 30% to 70% of VCC
74VHC5744/14
Table 6: DC Specifications
74VHC5745/14
Table 7: AC Electrical Characteristics (Input tr = tf = 3ns)
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5.0V ± 0.5V
Note 1: Parameter guaranteed by design. tsoLH = |tpLHm - tpLHn|, tsoHL = |tpHLm - tpHLn|
Table 8: Capacitive Characteristics 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/8 (per
Flip-Flop)
74VHC5746/14
Table 9: Dynamic Switching Characteristics 1) Worst case package.
2) Max number of outputs defined as (n). Data inputs are driven 0V to 5.0V, (n-1) outputs switching and one output at GND.
3) Max number of data inputs (n) switching. (n-1) switching 0V to 5.0V. Inputs under test switching: 5.0V to threshold (VILD), 0V to threshold
(VIHD), f=1MHz.
Figure 4: Test Circuit CL =15/50pF or equivalent (includes jig and probe capacitance)
RL = R1 = 1KΩ or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
74VHC5747/14
Figure 5: Waveform - Propagation Delays, Setup And Hold Times (f=1MHz; 50% duty cycle)
Figure 6: Waveform 2: Output Enable And Disable Times (f=1MHz; 50% duty cycle)
