IC Phoenix
 
Home ›  7720 > 74LS153-DM74LS153M,Dual 1-of-4 Line Data Selectors/Multiplexers
74LS153-DM74LS153M Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
74LS153PANASONICN/a300avaiDual 1-of-4 Line Data Selectors/Multiplexers
DM74LS153MFAIRCHILN/a100avaiDual 4-Line to 1-Line Data Selectors/Multiplexers


74LS153 ,Dual 1-of-4 Line Data Selectors/MultiplexersFeaturesEach of these data selectors/multiplexers contains invert- Permits multiplexing from N lin ..
74LS154 ,4-Line to 16-Line Decoder/DemultiplexerFeaturesYDecodes 4 binary-coded inputs into one of 16 mutuallyEach of these 4-line-to-16-line decod ..
74LS155 ,Dual 2-Line to 4-Line Decoders/DemultiplexersSN54/74LS155DUAL 1-OF-4 DECODER/SN54/74LS156DEMULTIPLEXERThe SN54/74LS155 and SN54/74LS156 are high ..
74LS156 ,Dual 2-Line to 4-Line Decoders/DemultiplexersFeaturesThese TTL circuits feature dual 1-line-to-4-line demultiplex-
74LS160 ,Synchronous Decade Counters(direct clear)SN54/74LS160ASN54/74LS161ASN54/74LS162ABCD DECADE COUNTERS/SN54/74LS163A4-BIT BINARY COUNTERSThe LS ..
74LS161 ,Synchronous 4-Bit Binary CountersGeneral Descriptioncounters for n-bit synchronous
78L06ACD , The Linear ICs Three-Terminal Low Current Positive Voltage Regulators
78L08AC , The Linear ICs Three-Terminal Low Current Positive Voltage Regulators
78L08AC , The Linear ICs Three-Terminal Low Current Positive Voltage Regulators
78L10A , 3-Terminal Regulators
78L10A , 3-Terminal Regulators
78L15A , 3-Terminal Regulators


74LS153-DM74LS153M
Dual 1-of-4 Line Data Selectors/Multiplexers
DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers August 1986 Revised March 2000 DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers General Description Features Each of these data selectors/multiplexers contains invert- � Permits multiplexing from N lines to 1 line ers and drivers to supply fully complementary, on-chip, � Performs at parallel-to-serial conversion binary decoding data selection to the AND-OR-invert � Strobe (enable) line provided for cascading gates. Separate strobe inputs are provided for each of the (N lines to n lines) two four-line sections. � High fan-out, low impedance, totem pole outputs � Typical average propagation delay times From data 14 ns From strobe 19 ns From select 22 ns � Typical power dissipation 31 mW Ordering Code: Order Number Package Number Package Description DM74LS153M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow DM74LS153N N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram Function Table Select Data Inputs Strobe Output Inputs B A C0 C1 C2 C3 G Y X X XX XX H L LL L X X X L L LL H X X X L H LH X L X X L L LH X H X X L H HL X X L X L L HL X X H X L H HH X X X L L L HH X X X H L H Select inputs A and B are common to both sections. H = HIGH Level L = LOW Level X = Don't Care © 2000 DS006393
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED