74LCX139 ,DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER WITH 5V TOLERANT INPUT AND OUTPUTAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LCX139TTR ,DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER WITH 5V TOLERANT INPUT AND OUTPUTAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LCX14 ,Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger InputsFeaturesThe LCX14 contains six inverter gates each with a Schmitt
74LCX139
DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER WITH 5V TOLERANT INPUT AND OUTPUT
1/12September 2004 5V TOLERANT INPUTS HIGH SPEED:PD = 6.2ns (MAX.) at VCC = 3V POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24mA (MIN) at VCC = 3V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS: PLH ≅ t PHL OPERATING VOLTAGE RANGE:CC (OPR) = 2.0V to 3.6V (1.5V Data
Retention) PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 139 LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17) ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTIONThe 74LCX139 is a low voltage CMOS DUAL 2
TO 4 LINE DECODER/DEMULTIPLEXER
fabricated with sub-micron silicon gate and
double-layer metal wiring C2 MOS technology.
It is ideal for low power and high speed 3.3V
applications; it can be interfaced to 5V signal
environment for inputs.
The active low enable input can be used for gating
or as a data input for demultiplexing applications.
While the enable input is held high, all four outputs
are high independently of the other inputs.
It has same speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
74LCX139LOW VOLTAGE CMOS
DUAL 2 TO 4 DECODER/DEMULTIPLEXER
Figure 1: Pin Connection And IEC Logic Symbols
Table 1: Order Codes Rev. 3
74LCX1392/12
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description
Table 3: Truth Table X : Don’t Care
74LCX1393/12
Figure 3: Logic Diagram This logic diagram has not be used to estimate propagation delays
Table 4: Absolute Maximum Ratings Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
1) IO absolute maximum rating must be observed
2) VO < GND
Table 5: Recommended Operating Conditions 1) Truth Table guaranteed: 1.5V to 3.6V
2) VIN from 0.8V to 2V at VCC = 3.0V
74LCX1394/12
Table 6: DC Specifications
Table 4: DYNAMIC SWITCHING CHARACTERISTICS 1) Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH to LOW or LOW to HIGH. The remaining output is
measured in the LOW state.
Table 7: AC Electrical Characteristics 1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switch-
ing in the same direction, either HIGH or LOW (tOSLH = | tPLHm - tPLHn|, tOSHL = | tPHLm - tPHLn|)
2) Parameter guaranteed by design
74LCX1395/12
Table 8: Capacitive Characteristics 1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC/2 (per gate)
Figure 5: Test Circuit CL = 50 pF or equivalent (includes jig and probe capacitance)
RL = 500Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
Figure 6: Waveform - Propagation Delays For Inverting Outputs (f=1MHz; 50% duty cycle)
74LCX1396/12
Figure 7: Waveform - Propagation Delays For Non-inverting Outputs (f=1MHz; 50% duty cycle)
