74HCT40103D ,8-bit synchronous binary down counterGENERAL DESCRIPTION(PL) is LOW, data at the jam input (P to P ) is0 7The 74HC/HCT40103 are high-spe ..
74HCT40103D ,8-bit synchronous binary down counterFEATURES Counting is inhibited when the terminal enable input (TE)is HIGH. The terminal count outpu ..
74HCT40105 ,4-bit x 16-word FIFO registerFEATURES different shifting rates. This feature makes it particularlyuseful as a buffer between asy ..
74HCT40105D ,4-bit x 16-word FIFO registerINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HCT40105N ,4-bit x 16-word FIFO registerGeneral descriptionThe 74HC40105; 74HCT40105 is a first-in/first-out (FIFO) "elastic" storage regis ..
74HCT4015D ,Dual 4-bit serial-in/parallel-out shift registerGENERAL DESCRIPTIONis shifted to the first register position, and all data in theThe 74HC/HCT4015 a ..
74VHCT244AMX ,Octal Buffer/Line Driver with 3-STATE OutputsGeneral Descriptiondevice can be used to interface 5V to 3V systems and twoThe VHCT244A is an advan ..
74VHCT244AN ,Octal Buffer/Line Driver with 3-STATE OutputsGeneral Descriptiondevice can be used to interface 5V to 3V systems and twoThe VHCT244A is an advan ..
74VHCT244AN ,Octal Buffer/Line Driver with 3-STATE OutputsGeneral Descriptiondevice can be used to interface 5V to 3V systems and twoThe VHCT244A is an advan ..
74VHCT244ASJ ,Octal Buffer/Line Driver with 3-STATE Outputs74VHCT244A Octal Buffer/Line Driver with 3-STATE OutputsMarch 1997Revised March 199974VHCT244A Octa ..
74VHCT244ASJX ,Octal Buffer/Line Driver with 3-STATE Outputs74VHCT244A Octal Buffer/Line Driver with 3-STATE OutputsMarch 1997Revised March 199974VHCT244A Octa ..
74VHCT244ATTR ,OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)ABSOLUTE MAXIMUM RATINGS Symbol Parameter Value UnitV Supply Voltage -0.5 to +7.0 VCCV DC Inpu ..
74HC40103D-74HC40103N-74HCT40103D
8-bit synchronous binary down counter
Philips Semiconductors Product specification
8-bit synchronous binary down counter 74HC/HCT40103
FEATURES Cascadable Synchronous or asynchronous preset Output capability: standard ICC category: MSI
GENERAL DESCRIPTIONThe 74HC/HCT40103 are high-speed Si-gate CMOS
devices and are pin compatible with the “40103” of the
“4000B” series. They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT40103 consist each of an 8-bit
synchronous down counter with a single output which is
active when the internal count is zero. The “40103”
contains a single 8-bit binary counter and has control
inputs for enabling or disabling the clock (CP), for clearing
the counter to its maximum count, and for presetting the
counter either synchronously or asynchronously. All
control inputs and the terminal count output (TC) are
active-LOW logic.
In normal operation, the counter is decremented by one
count on each positive-going transition of the clock (CP).
Counting is inhibited when the terminal enable input (TE)
is HIGH. The terminal count output (TC) goes LOW when
the count reaches zero ifTE is LOW, and remains LOW for
one full clock period.
When the synchronous preset enable input (PE) is LOW,
data at the jam input (P0 to P7) is clocked into the counter
on the next positive-going clock transition regardless of the
state of TE. When the asynchronous preset enable input
(PL) is LOW, data at the jam input (P0 to P7) is
asynchronously forced into the counter regardless of the
state of PE, TE, or CP. The jam inputs (P0 to P7) represent
a single 8-bit binary word.
When the master reset input (MR) is LOW, the counter is
asynchronously cleared to its maximum count (decimal
255) regardless of the state of any other input. The
precedence relationship between control inputs is
indicated in the function table.
If all control inputs except TE are HIGH at the time of zero
count, the counters will jump to the maximum count, giving
a counting sequence of 256 clock pulses long.
The “40103” may be cascaded using the TE input and the output, in either a synchronous or ripple mode.
QUICK REFERENCE DATAGND= 0 V; Tamb =25 °C; tr =tf= 6 ns
Notes CPD is used to determine the dynamic power dissipation (PDin μW): =CPD× VCC2×fi +∑ (CL× VCC2× fo) where:= input frequency in MHz= output frequency in MHz (CL× VCC2×fo)= sum of outputs= output load capacitance in pF
VCC= supply voltage in V For HC the condition is VI= GND to VCC
For HCT the condition is VI= GND to VCC− 1.5 V
Philips Semiconductors Product specification
8-bit synchronous binary down counter 74HC/HCT40103
ORDERING INFORMATION
PIN DESCRIPTION
Philips Semiconductors Product specification
8-bit synchronous binary down counter 74HC/HCT40103
FUNCTION TABLE
Note Clock connected to CP.
Synchronous operation: changes occur on the LOW-to-HIGH CP transition.
Jam inputs: MSD= P7, LSD= P0.= HIGH voltage level= LOW voltage level= don’t care
APPLICATIONS Divide-by-n counters Programmable timers Interrupt timers Cycle/program counters
Philips Semiconductors Product specification
8-bit synchronous binary down counter 74HC/HCT40103
Philips Semiconductors Product specification
8-bit synchronous binary down counter 74HC/HCT40103
DC CHARACTERISTICS FOR 74HCFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HCGND= 0 V; tr =tf= 6 ns; CL= 50 pF
Philips Semiconductors Product specification
8-bit synchronous binary down counter 74HC/HCT40103
Philips Semiconductors Product specification
8-bit synchronous binary down counter 74HC/HCT40103
DC CHARACTERISTICS FOR 74HCTFor the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT typesThe value of additional quiescent supply current (ΔICC) for a unit load of 1 is given in the family specifications.
To determine ΔICC per input, multiply this value by the unit load coefficient shown in the table below.
AC CHARACTERISTICS FOR 74HCTGND= 0 V; tr =tf= 6 ns; CL= 50 pF
Philips Semiconductors Product specification
8-bit synchronous binary down counter 74HC/HCT40103
