74HC2G02DP ,Dual 2-input NOR gateINTEGRATED CIRCUITSDATA SHEET74HC2G02; 74HCT2G02Dual 2-input NOR gateProduct specification 2003 May ..
74HC2G04GW ,Dual inverterFeaturesn Wide supply voltage range from 2.0 V to 6.0 Vn Complies with JEDEC standard no. 7An High ..
74HC2G08DC ,Dual 2-input AND gateLogic diagram (one gate)74HC_HCT2G08 All information provided in this document is subject to legal ..
74HC2G125DP ,Dual buffer/line driver; 3-stateINTEGRATED CIRCUITSDATA SHEET74HC2G125; 74HCT2G125Dual buffer/line driver; 3-stateProduct specificat ..
74HC2G126 ,Dual buffer/line driver; 3-stateINTEGRATED CIRCUITSDATA SHEET74HC2G126; 74HCT2G126Dual buffer/line driver; 3-stateProduct specificat ..
74HC2G126DP ,Dual buffer/line driver; 3-statePin configuration SOT996-2 (XSON8)SOT765-1 (VSSOP8)74HC_HCT2G126 All information provided in this d ..
74LVC573A ,Octal Transparent D-Type Latch with 3-State OutputsAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVC573ATTR ,OCTAL D-TYPE LATCH HIGH PERFORMANCEAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74LVC652 ,Octal transceiver/register with dual enable 3-State
74LVC74A ,positive-edge trigger
74LVC74A ,positive-edge trigger
74LVC74A ,positive-edge trigger
74HC2G02DP
Dual 2-input NOR gate
Philips Semiconductors Product specification
Dual 2-input NOR gate 74HC2G02; 74HCT2G02
FEATURES Wide supply voltage range from 2.0to 6.0V Symmetrical output impedance High noise immunity Low power dissipation Balanced propagation delays Very small 8 pins package Output capability is standard ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000V
MM EIA/JESD22-A115-A exceeds 200V. Specified from −40to +85 °C and −40to +125 °C.
DESCRIPTIONThe 74HC2G/HCT2G02 is a high-speed Si-gate CMOS
device.
The 74HC2G/HCT2G02 provides the 2-input NOR
function.
QUICK REFERENCE DATAGND=0 V; Tamb =25 °C; tr =tf≤ 6.0 ns.
Notes CPD is used to determine the dynamic power dissipation (PDin μW). =CPD× VCC2×fi× N+∑ (CL× VCC2×fo) where:= input frequency in MHz;= output frequency in MHz;= output load capacitance in pF;
VCC= supply voltage in Volts;= total load switching outputs; (CL× VCC2×fo)= sum of outputs. For 74HC2G02 the condition is VI= GNDto VCC.
For 74HCT2G02 the condition is VI= GNDto VCC− 1.5V.
Philips Semiconductors Product specification
Dual 2-input NOR gate 74HC2G02; 74HCT2G02
FUNCTION TABLESee note1.
Note H= HIGH voltage level;= LOW voltage level.
ORDERING INFORMATION
PINNING
Philips Semiconductors Product specification
Dual 2-input NOR gate 74HC2G02; 74HCT2G02
Philips Semiconductors Product specification
Dual 2-input NOR gate 74HC2G02; 74HCT2G02
RECOMMENDED OPERATING CONDITIONS
LIMITING VALUES accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referencedto GND (ground=0 V).
Notes The input and output voltage ratings may be exceeded if the input and output current ratings are observed. Above 110 °C the value of PD derates linearly with 8 mW/K.
Philips Semiconductors Product specification
Dual 2-input NOR gate 74HC2G02; 74HCT2G02
CHARACTERISTICS
Type 74HC2G02At recommended operating conditions; voltages are referenced to GND (ground=0V).
Philips Semiconductors Product specification
Dual 2-input NOR gate 74HC2G02; 74HCT2G02
Note All typical values are measured at Tamb =25 °C.
Philips Semiconductors Product specification
Dual 2-input NOR gate 74HC2G02; 74HCT2G02
Type 74HCT2G02At recommended operating conditions; voltages are referenced to GND (ground=0V).
Note All typical values are measured at Tamb =25 °C.
