IC Phoenix
 
Home ›  779 > 74ALVC16821MTD,Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs
74ALVC16821MTD Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
74ALVC16821MTDFAIN/a714avaiLow Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs


74ALVC16821MTD ,Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and OutputsFunctional DescriptionThe 74ALVC16821 contains twenty D-type flip-flops with3-STATE standard output ..
74ALVC16827 ,Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and OutputsFunctional DescriptionThe 74ALVC16827 contains twenty non-inverting bufferswith 3-STATE outputs. Th ..
74ALVC16827MTD ,Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and OutputsFunctional DescriptionThe 74ALVC16827 contains twenty non-inverting bufferswith 3-STATE outputs. Th ..
74ALVC16827MTDX ,Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputsapplications with I/O capability up to 3.6V.CC

74ALVC16821MTD
Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs
74ALVC16821 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs October 2001 Revised October 2001 74ALVC16821 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs General Description Features The ALVC16821 contains twenty non-inverting D-type1.65V–3.6V V supply operation CC flip-flops with 3-STATE outputs and is intended for bus ori- 3.6V tolerant inputs and outputs ented applications. t PD The 74ALVC16821 is designed for low voltage (1.65V to 4.0 ns max for 3.0V to 3.6V V CC 3.6V) V applications with I/O compatibility up to 3.6V. CC 4.9 ns max for 2.3V to 2.7V V The 74ALVC16821 is fabricated with an advanced CMOS CC technology to achieve high speed operation while maintain- 8.8 ns max for 1.65V to 1.95V V CC ing low CMOS power dissipation. Power-off high impedance inputs and outputs Supports live insertion and withdrawal (Note 1) Uses patented noise/EMI reduction circuitry Latchup conforms to JEDEC JED78 ESD performance: Human body model > 2000V Machine model > 200V Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to V through a pull-up resistor; the minimum CC value of the resistor is determined by the current-sourcing capability of the driver. Ordering Code: Order Number Package Number Package Descriptions 74ALVC16821MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Logic Symbol Pin Descriptions Pin Names Description OE Output Enable Input (Active LOW) n CLK Clock Input n D –D Inputs 0 19 O –O Outputs 0 19 © 2001 DS500685
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED