74ACQ374 ,Quiet Series Octal D-Type Flip-Flop with 3-STATE Outputsfeaturesaddress registersTMGTO output control and undershoot corrector in additionYOutputs source/s ..
74ACQ374SJ ,Quiet Series Octal D Flip-Flop with 3-STATE OutputsFunctional DescriptionThe ACQ/ACTQ374 consists of eight edge-triggered flip-flops with individual D ..
74ACQ374SJX ,Quiet Series Octal D Flip-Flop with 3-STATE Outputs74ACQ374 • 74ACTQ374 Quiet Series Octal D-Type Flip-Flop with 3-STATE OutputsJuly 1989Revised Nove ..
74ACQ573 ,Quiet Series Octal Latch with TRI-STATE Outputsfeatures GTO output control andYOutputs source/sink 24 mAundershoot corrector in addition to a spli ..
74ACQ573 ,Quiet Series Octal Latch with TRI-STATE Outputs
74ACQ573PC ,Quiet Series Octal Latch with 3-STATE Outputsfeatures GTO outputeasy interface with microprocessorscontrol and undershoot corrector in addition ..
74HC139PW ,74HC/HCT139; Dual 2-to-4 line decoder/demultiplexerINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC147D ,74HC/HCT147; 10-to-4 line priority encoderINTEGRATED CIRCUITSDATA SHEETFor a complete data sheet, please also download:• The IC06 74HC/HCT/HC ..
74HC147N ,10-to-4 line priority encoderGENERAL DESCRIPTION• Encodes 10-line decimal to 4-line BCD The 74HC/HCT147 are high-speed Si-gate C ..
74HC148 ,8-3 Line Priority EncoderMM74HC148 8-3 Line Priority EncoderOctober 1987Revised February 1999MM74HC1488-3 Line Priority Enco ..
74HC14D ,74HC/HCT14; Hex inverting Schmitt triggerPin configuration DIP14, SO14 and (T)SSOP14 Fig 5.
74HC14DB ,Hex inverting Schmitt triggerINTEGRATED CIRCUITSDATA SHEET74HC14; 74HCT14Hex inverting Schmitt triggerProduct specification 2003 ..
74ACQ374
Quiet Series Octal D Flip-Flop with TRI-STATE Outputs
TL/F/10238
54ACQ/74ACQ374
54ACTQ/74ACTQ374
Quiet
Series
Octal
Flip-Flop
with
TRI-STATE
Outputs
March 1993
54ACQ/74ACQ374# 54ACTQ/74ACTQ374
Quiet Series OctalD Flip-Flop
with TRI-STATEÉ Outputs
General Description
The ’ACQ/’ACTQ374isa high-speed, low-power octalD-
type flip-flop featuring separate D-type inputsfor eachflip-
flopand TRI-STATEoutputs forbus-oriented applications.A
buffered Clock (CP)and Output Enable(OE)are commonto
all flip-flops.
The ’ACQ/’ACTQ374 utilizes Quiet Series technologyto
guarantee quiet output switching and improve dynamic
threshold performance. FACT Quiet SeriesTM features
GTOTM output controland undershoot correctorin additiona split groundbusfor superior performance.
Features ICCandIOZ reducedby 50% Guaranteed simultaneous switching noise leveland
dynamic threshold performance Guaranteed pin-to-pin skewAC performance Improved latch-up immunity Buffered positive edge-triggered clock TRI-STATE outputs drive bus linesor buffer memory
address registers Outputs source/sink24mA Faster prop delays thanthe standard ’AC/’ACT3744kV minimum ESD immunity Standard Military Drawing (SMD) ’ACTQ374: 5962-92189 ’ACQ374: 5962-92179
Logic Symbols
TL/F/10238–1
IEEE/IEC
TL/F/10238–2
Connection Diagrams
Pin Assignmentfor DIP,
Flatpak, QSOPand SOIC
TL/F/10238–3
Pin Assignment
for LCC
TL/F/10238–4
Pin Names Description
D0–D7 DataInputs Clock Pulse Input TRI-STATE Output EnableInput
O0–O7 TRI-STATE Outputs
TRI-STATEÉ isaregistered trademarkof National SemiconductorCorporation.
FACTTM,FACTQuiet SeriesTM,and GTOTMare trademarks ofNationalSemiconductor Corporation.
C1995National SemiconductorCorporation RRD-B30M75/PrintedinU.S.A.
