IC Phoenix
 
Home ›  774 > 74AC273,Octal D Flip-Flop
74AC273 Fast Delivery,Good Price
Part Number:
If you need More Quantity or Better Price,Welcom Any inquiry.
We available via phone +865332716050 Email
Partno Mfg Dc Qty AvailableDescript
74AC273HARN/a205avaiOctal D Flip-Flop


74AC273 ,Octal D Flip-FlopFeaturesYIdeal buffer for microprocessor or memoryThe ’273 has eight edge-triggered D-type flip-flo ..
74AC273B ,OCTAL D-TYPE FLIP FLOP WITH CLEARAbsolute Maximum Ratings are those values beyond which damage to the device may occur. Functional o ..
74AC273M ,OCTAL D-TYPE FLIP FLOP WITH CLEAR74AC273OCTAL D-TYPE FLIP FLOP WITH CLEAR ■ HIGH SPEED: ■ f = 250MHz (TYP.) at V = 5VMAX CC■ LOW PO ..
74AC273MTC ,Octal D-Type Flip-Flop74AC273 • 74ACT273 Octal D-Type Flip-FlopNovember 1988Revised March 200574AC273  74ACT273Octal D-T ..
74AC273MTC ,Octal D-Type Flip-FlopFeaturesThe AC273 and ACT273 have eight edge-triggered D-type

74AC273
Rad-Hard Octal D-Type Flip-Flop With Clear
TL/F/9954
54AC/74AC273
Octal
Flip-Flop
August 1993
54AC/74AC273
OctalD Flip-Flop
General Description
The ’273has eight edge-triggered D-type flip-flopswith indi-
vidualD inputsandQ outputs. The common buffered Clock
(CP)and Master Reset (MR) input loadand reset (clear)all
flip-flops simultaneously.
The registeris fully edge-triggered.The stateof eachDin-
put, one setup time beforethe LOW-to-HIGH clock tran-
sition,is transferredtothe corresponding flip-flop’sQout-
put.
All outputswillbe forced LOW independentlyof Clockor
Data inputsbya LOW voltage levelontheMR input.The
deviceis usefulforapplications wherethe trueoutput onlyis
requiredandthe Clockand Master Resetarecommontoall
storage elements.
Features Ideal bufferfor microprocessoror memory Eight edge-triggeredD flip-flops Buffered common clock Buffered, asynchronous master reset See ’377for clock enable version See ’373for transparent latch version See ’374for TRI-STATE version Outputs source/sink24mA ’ACThas TTL-compatible inputs Standard Military Drawing (SMD) ’AC273: 5962-87756
Logic Symbols
TL/F/9954–1
PinNames Description
D0–D7 DataInputs Master Reset Clock Pulse Input
Q0–Q7 DataOutputs
IEEE/IEC
TL/F/9954–2
Connection Diagrams
Pin Assignment
forDIP, Flatpakand SOIC
TL/F/9954–3
Pin Assignment
for LCC
TL/F/9954–4FACTTMisa trademarkof NationalSemiconductor Corporation.
C1995National SemiconductorCorporation RRD-B30M75/PrintedinU.S.A.
ic,good price


TEL:86-533-2716050      FAX:86-533-2716790
   

©2020 IC PHOENIX CO.,LIMITED