5962-8960301EA ,8-Bit Binary Counters With 3-State Output Registers/sc/package.Please be aware that an important notice concerning availability, standard warranty, an ..
5962-89615012A ,EIA-485/EIA-422A Differential Bus Transceiversfeatures lower power, extendedtemperature range, and improved specifications. The DS16F95 combines ..
5962-89642012A ,Wideband, High Output Current, Fast Settling Op AmpCHARACTERISTICSVoltage R ≥ 500 Ω 10 10 10 VLOADCurrent V = ±10 V 100 100 100 mAOUTOpen Loop 5 5 ..
5962-8964701PA ,High Speed, Low Power Monolithic Op Ampfeatures 0.01% differential gain and 0.01° differential phase.Video InstrumentationImaging Equipmen ..
5962-8966801LA ,Synchronous 8-Bit Up/Down Counters
5962-8967701CA ,Quad Precision Operational Amplifiermaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage (s ..
7433 ,Quad 2-Input OR GateGeneral DescriptionThis device contains four independent gates each of whichperforms the logic OR f ..
7438 ,Quad 2-Input NAND Buffers with Open-Collector OutputsGeneral Description Pull-Up Resistor EquationsThis device contains four independent gates each of w ..
7438SJ ,Quad 2-Input NAND Buffers with Open-Collector OutputsGeneral Description Pull-Up Resistor EquationsThis device contains four independent gates each of w ..
744030100 , POWER-INDUCTOR WE-TPC
744031002 , POWER-CHOKE WE-TPC
744031100 , POWER-CHOKE WE-TPC
5962-8960301EA
8-Bit Binary Counters With 3-State Output Registers
Typical tpd = 14 nsdescription/ordering informationThe ’HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register
has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary
counter features direct clear (CCLR) and count-enable (CCKEN) inputs. A ripple-carry output (RCO) is provided
for cascading. Expansion is accomplished easily for two stages by connecting RCO of the first stage to CCKEN
of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage
to the counter clock (CCLK) input of the following stage.
CCLK and the register clock (RCLK) inputs are positive-edge triggered. If both clocks are connected together,
the counter state always is one count ahead of the register. Internal circuitry prevents clocking from the clock
enable.
ORDERING INFORMATION Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
