SN74ALS575ADW ,Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs SN54ALS574B, SN54AS574, SN54AS575 SN74ALS574B, SN74ALS575A, SN74AS574, SN74AS575 OCTAL D-TYPE EDGE ..
SN74ALS576BDW ,Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputsmaximum ratings” may cause permanent damage to the device. These are stress ratings only, andfuncti ..
SN74ALS576BN ,Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs ..
SN74ALS576BNSR ,Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputsmaximum ratings over operating free-air temperature range (unless otherwise noted)Supply voltage, V ..
SN74ALS580BN ,Octal D-Type Transparent Latches With 3-State Outputs SDAS277 − JA ..
SN74ALS620A ,Octal Bus Transceivers SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 ..
SN74LVC16T245DGGR ,16-Bit Dual-Supply Bus Transceiver with Configurable Level-Shifting / Voltage Translation 48-TSSOP -40 to 85Features 3 DescriptionThis 16-bit noninverting bus transceiver uses two1• Control Inputs V /V Level ..
SN74LVC16T245ZQLR ,16-Bit Dual-Supply Bus Transceiver with Configurable Level-Shifting / Voltage Translation 56-BGA MICROSTAR JUNIOR -40 to 85 SCES636B–AUGUST 2005–REVISED APRIL 20155 Description (continued)The SN74LVC16T245 control pins (1D ..
SN74LVC1G00DBVR ,Single 2-Input Positive-NAND GateFeatures. 1Changes from Revision X (November 2012) to Revision Y Page• Extended operating temperatu ..
SN74LVC1G00DBVRE4 ,Single 2 Input Positive NAND Gate 5-SOT-23 -40 to 125 SCES212AB–APRIL 1999–REVISED APRIL 20146 Pin Configuration and FunctionsDBV PACKAGE DCK PACKAGE DR ..
SN74LVC1G00DBVRG4 ,Single 2 Input Positive NAND Gate 5-SOT-23 -40 to 125Block Diagram..... 93 Description....... 19.3 Feature Description...... 94 Simplified Schematic 19. ..
SN74LVC1G00DBVT ,Single 2-Input Positive-NAND GateMaximum Ratingsover operating free-air temperature range (unless otherwise noted)MIN MAX UNITV Supp ..
SN74ALS575ADW
Octal D-Type Edge-Triggered Flip-Flops With 3-State Outputs
SN74ALS575A and ′AS575 HaveSynchronous Clear Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), Standard Plastic (N, NT)
and Ceramic (J, JT) 300-mil DIPs, and
Ceramic Flat (W) Packages
descriptionThese octal D-type edge-triggered flip-flops
feature 3-state outputs designed specifically for
bus driving. They are particularly suitable for
implementing buffer registers, I/O ports,
bidirectional bus drivers, and working registers.
The eight flip-flops enter data on the low-to-high
transition of the clock (CLK) input. The
SN74ALS575A, SN54AS575, and SN74AS575
may be synchronously cleared by taking the clear
(CLR) input low.
The output-enable (OE) input does not affect
internal operations of the flip-flops. Old data can
be retained or new data can be entered while the
outputs are in the high-impedance state.
The SN54ALS574B, SN54AS574, and
SN54AS575 are characterized for operation over
the full military temperature range of –55°C to
125°C. The SN74ALS574B, SN74ALS575A,
SN74AS574, and SN74AS575 are characterized
for operation from 0°C to 70°C.
GND
CLK1DOE7Q
GND
CLK
SN54ALS574B, SN54AS574... FK PACKAGE
(TOP VIEW)
SN54AS575... JT OR W PACKAGE
SN74ALS575A, SN74AS575... DW OR NT PACKAGE
(TOP VIEW)CLR
GND
VCC
CLK
SN54AS575 ...FK PACKAGE
(TOP VIEW)GNDNC
CLKOECLRNC1QV
NC – No internal connection
